

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments
1	BRS	L1	48	(gate near dielectric) near15 (thickness) near15 (oxid\$4) near15 (temperature)	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM TDB	2003/04/2 4 19:34	
2	BRS	L2	0	(gate near dielectric) near15 (top) near15 (oxid\$4) near15 (temperature)	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM TDB	2003/04/2 4 19:35	
3	BRS	L3	186	(gate near dielectric) near15 (top) near15 (oxid\$4)	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM TDB	2003/04/2 4 19:37	
				(gate near	USPA T; US-P GPUB ;		
				(thickness) near10 (top) near15 (oxid\$4)	JPO; DERW ENT; IBM TDB	4 19:37	

	U	1	Document ID	Title	Current OR	Pages	Issue Date
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6448126 B1	Method of forming an embedded memory	438/216	20	20020910
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6326275 B1	DRAM cell with vertical CMOS transistor	438/386	5	20011204
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6303454 B1	Process for a snap-back flash EEPROM cell	438/305	13	20011016
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6121651 A	DRAM cell with three-sided-gate transfer device	257/196	22	20000419
5	<input type="checkbox"/>	<input type="checkbox"/>	US 5978072 A	Nonvolatile memory structure for programmable logic devices	365/185.27	12	19991102
6	<input type="checkbox"/>	<input type="checkbox"/>	US 5960289	Method for making a dual-thickness gate oxide layer using a region	438/275	12	19990928
7	<input type="checkbox"/>	<input type="checkbox"/>	US 5826005 A	Snapping back reduces the electron and hole trapping in the tunneling oxide of flash EEPROM	365/185.29	11	19981027
8	<input type="checkbox"/>	<input type="checkbox"/>	US 5726933 A	Clipped sine shaped waveform to reduce the cycling-induced electron trapping in the tunneling oxide of flash EEPROM	365/185.18	11	19960310

	U	1	Document ID	Title	Current OR	Pages	Issue Date
9	<input type="checkbox"/>	<input type="checkbox"/>	US 5567270 A	Process of forming contacts and vias having tapered sidewall	438/701	19	19961022
10	<input type="checkbox"/>	<input type="checkbox"/>	US 5485423 A	Method for eliminating of cycling-induced electron trapping in the tunneling oxide of 5 volt only flash EEPROMS	365/115.19	8	19960116
11	<input type="checkbox"/>	<input type="checkbox"/>	US 5481494 A	Method for tightening VT distribution of 5 volt-only flash EEPROMS	365/135.24	9	19960102
12	<input type="checkbox"/>	<input type="checkbox"/>	US 4722912 A	Method of forming a semiconductor structure	438/535	5	19880202
13	<input type="checkbox"/>	<input type="checkbox"/>	US 4658495 A	Method of forming a semiconductor structure	438/535	7	19870421
14	<input type="checkbox"/>	<input type="checkbox"/>	US 3627589 A	METHOD OF STABILIZING SEMICONDUCTOR DEVICES	438/143	6	19711214

	U	1	Document ID	Title	Current OR	Pages	Issue Date
15	<input type="checkbox"/>	<input type="checkbox"/>	US 4466172 A	FET contg. device mfr. - having self registering source and drain contacts and gate electrodes connected to interconnect lines		13	19840821